000 00653nam a2200205Ia 4500
999 _c1147
_d1147
005 20230919115846.0
008 180712s9999 xx 000 0 und d
020 _a9780387260495
082 _a621.392
_bVIJ
_223
100 _aVijayaraghavan, Srikanth
100 _aRamanathan, Meyyappan
245 2 _aA Practical guide for system verilog assertions
_c/ Srikanth Vijayaraghavan and Meyyappan Ramanathan
260 _aNew York
_bSpringer
_c2005
300 _axxv, 327 p.
509 _aNS
650 _aComputer engineering
650 0 _a Verilog (Computer hardware description language)
_9102888
650 4 _aSystems engineering
_916788
942 _cS